Posted April 8Apr 8 The UALink Consortium has finalized the UALink 1.0 specification, enabling tapeouts of chips that support a high-speed, low-latency, industry-standard interconnect for AI and HPC accelerators in rack scale solutions. View the full article
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.